Approaching Ideal Polyphase Filter Response in 65-nm CMOS
نویسندگان
چکیده
منابع مشابه
Modeling Frequency Response of 65 nm CMOS RF Power Devices
This paper presents a model for the frequency response of 65 nm RF power CMOS devices as a function of device width. We find that the cut-off frequency (fT) and maximum oscillation frequency (fmax) decrease with increasing device width. Small-signal equivalent circuit extractions reveal that the main reason for the degradation in fT and fmax is the presence of non-scalable parasitic resistances...
متن کاملSAR ADC in 65 nm CMOS
This paper presents a Successive Approximation Register Analog-to-Digital Converter (SAR ADC) design for sensor applications. An energy-saving switching technique is proposed to achieve ultra low power consumption. The measured Signal-to-Noise-and-Distortion Ratio (SNDR) of the ADC is 58.4 dB at 2 MS/s with an ultra-low power consumption of only 6.6 μW from a 0.8V supply, resulting in a Figure-...
متن کاملPassive mixer with OPA filter for DVB-H front-end in 65 nm digital CMOS technology
This paper presents a passive mixer combined with a 1st-order active low-pass filter implemented in a purely digital low-power 65 nm CMOS technology. The filter consists of a four-stage operational amplifier with two feed-forward paths for a 3 dB corner frequency of 4 MHz. The mixer offers a very low flicker noise corner frequency of 80 Hz for DVB-H application. A fabricated test chip with inte...
متن کاملTunable Balun Low-Noise Amplifier in 65 nm CMOS Technology
The presented paper includes the design and implementation of a 65 nm CMOS low-noise amplifier (LNA) based on inductive source degeneration. The amplifier is realized with an active balun enabling a single-ended input which is an important requirement for low-cost system on chip implementations. The LNA has a tunable bandpass characteristic from 4.7 GHz up to 5.6 GHz and a continuously tunable ...
متن کاملIntegration of NEMS resonators in a 65 nm CMOS technology
In this work we study the feasibility to obtain the smallest CMOS-NEMS resonator using a sub-100 nm CMOS technology. The NEMS resonators are defined in a top-down approach using the available layers of the 65 nm CMOS technology from ST Microelectronics. A combination of dry and wet etching is developed in order to release the NEMS in an in-house post-CMOS process. Two different NEMS resonators ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Jornada de Jóvenes Investigadores del I3A
سال: 2017
ISSN: 2341-4790
DOI: 10.26754/jji-i3a.201711990